Ceramic Packages / Ceramic Substrates

Ceramic Core Substrates for Advanced Semiconductor HDBU Packaging

Redefining performance in large HDBU (High-Density Build-Up) packaging, multilayer ceramic core substrates provide unmatched rigidity and thermal stability, maintaining structural integrity where conventional organic materials fall short

cera_core

Rising performance and complexity in advanced semiconductors is creating demand for new HDBU packaging technologies that integrate multiple IC chips (chiplets) onto silicon interposers. Further gains in performance require interposers, and package substrates in larger dimensions, introducing new challenges with warping, thermal stress, and cracking. Kyocera is developing multilayer ceramic core substrates with high rigidity and high strength to overcome these challenges in HDBU packaging.

Outline

Multilayer ceramic core substrate

Multilayer_ceramic_core_substrate

Kyocera supplies only multilayer ceramic core substrates.

Typical Size and Expanded View

cera_core_via
Via diameter: 75µm, via pitch: 200µm

Features

icon23
High Rigidity
icon12
Less deformation during the heating process
icon06
Thinner design possible
icon13
Suitable CTE (co-efficiency of thermal expansion) as core material

High Young's modulus (rigidity) to suppress substrate warpage and high mechanical strength to withstand thermal stress

Large package substrates for advanced semiconductors are manufactured by laminating a build-up film onto a core substrate. Unless the core material exhibits high Young's Modulus, stresses generated during the build-up film lamination and chiplet mounting processes can cause substrate warpage. In addition, the core substrate must exhibit high mechanical strength to prevent cracking under thermal stress during the assembly process. Organic core materials, widely used for general-purpose large-package substrates, experience warpage after chiplet mounting due to the organic material’s lack of rigidity. Glass core materials, which are being studied as an alternative, encounter "Seware(*)". Kyocera is developing multilayer ceramic core materials with high rigidity and high strength to solve these issues.

(*) Seware : A mode of destruction caused by insufficient strength of a core substrate against stresses during build-up film lamination or IC chip mounting

The following simulation results compare post-assembly warpage in organic, glass, and ceramic core materials. Ceramic materials show the least warpage.

warpage_simulation

Material properties

Material LTCC Alumina
GL330 A440 AO800
Young's modulus of elasticity (GPa) 178 310 300
Flexural strengh (MPa) 400 400 740
CTE (ppm/K) 8.2 7.1 7.5
Dielectric constant (10GHz) 7.6 9.5 9.4
Co-fired conductor material Cu W CuW
*Representative values may vary and are subject to change.

Simulation support

Kyocera can support virtually any design using our world-class simulation tools, which include stress simulation, electrical simulation, thermal simulation and others, according to customer requirements.
Click below for Details.

Example of warpage simulation
simulation_example

Others

  1. Home
  2. Products
  3. Ceramic Packages / Ceramic Substrates
  4. Product Categories
  5. Ceramic Core Substrates for Advanced Semiconductor HDBU Packaging